United States Patent no. 10,216,963, issued on Feb. 26, 2019, was assigned to AnaGlobe Technology Inc. “Method to protect an IC layout”